



# B Standard Extension for Bit Manipulation Instructions

Version v1.0-rc2, 2024-02-21: Frozen

# Table of Contents

Preamble.....	1
Copyright and license information.....	1
Contributors.....	1
1. B Standard Extension for Bit Manipulation Instructions.....	2
1.1. Privileged Architecture Implications.....	2

# Preamble



*This document is in the **Frozen state***

Change is extremely unlikely. A high threshold will be used, and a change will only occur because of some truly critical issue being identified during the public review cycle. Any other desired or needed changes can be the subject of a follow-on new extension. This draft specification will change before being accepted as standard, so implementations made to this draft specification will likely not conform to the future standard.

## Copyright and license information

This specification is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at [creativecommons.org/licenses/by/4.0/](https://creativecommons.org/licenses/by/4.0/).

Copyright 2024 by RISC-V International.

## Contributors

This RISC-V specification has been contributed to directly or indirectly by: Ved Shanbhogue

# Chapter 1. B Standard Extension for Bit Manipulation Instructions

The B standard extension comprises instructions provided by the Zba, Zbb, and Zbs extensions.

## 1.1. Privileged Architecture Implications

Bit 1 of the `misalr` register encodes the presence of the B standard extension. When `misalr.B` is 1, the implementation supports the instructions provided by the Zba, Zbb, and Zbs extensions. When `misalr.B` is 0, it indicates that the implementation may not support one or more of the Zba, Zbb, or Zbs extensions.